



N-Channel MOSFET

FEATURES

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

PDFN5x6



PRODUCT SUMMARY		
$V_{(BR) DSS}$	$R_{DS(ON)}$	I_D
150V	16.4m Ω	50A

PARAMETERS TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source voltage		V_{GS}	± 20	V
Continuous Drain current	$T_C = 25^\circ C$	I_D	50	A
	$T_C = 100^\circ C$		36	
Pulsed Drain Current ^a		I_{DM}	190	
Avalanche Current $L=0.1mH$		I_{AS}	22	mJ
Avalanche Energy		E_{AS}	272	
Power Dissipation	$T_C = 25^\circ C$	P_D	100	W
	$T_C = 100^\circ C$		40	
Operating junction & Storage Temperature Range		T_s, T_{stg}	-55 to 150	$^\circ C$

THERMAL CHARACTERISTICS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}^d$		1.25	$^\circ C/W$
Junction-to-Ambient	$R_{\theta JA}$		52	$^\circ C/W$

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V,I _D =250μA	150			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2	3	4	
Gate-Body Leakage	I _{GSS}	V _{DS} =0V,V _{GS} =± 20V			±100	nA
Zero Gate Voltage Dain Current	I _{DSS}	V _{DS} =120V,V _{GS} =0 V			1	μA
		V _{DS} =120V,V _{GS} =0V,T _J =125 °C			30	
Drain-Source On- State Resistance ^b	R _{DS(ON)}	V _{GS} =10V,I _D =20A		16.4	20	mΩ
Forward Trans conductance ^b	g _{fs}	V _{DS} =5V,I _D =20A		50		S


DYNAMIC ^c						
Input Capacitance	C_{iss}	$V_{GS}=0V, V_{DS}=75V, f=1MHz$		1832		pF
Output Capacitance	C_{oss}			148		
Reverse Transfer Capacitance	C_{rss}			8.2		
Gate Resistance	R_G	$V_{GS}=0V, f=1MHz$		2.3		Ω
Total Gate Charge ²	$Q_{g(vgs=10V)}$	$V_{DS}=75V_{(BR)DSS}, I_D=20A$		22		nC
Gate Source Charge ²	$Q_{gS(VGS=10V)}$			7.5		
Gate-Drain Charge ²	$Q_{gd(VGS=10V)}$			4.2		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DS}=175V, I_D=10A, V_{GS}=10V, R_{GS}=3.3\Omega$		11.3		nS
Rise Time ²	t_r			5.2		
Turn-Off Delay Time ²	$t_{d(off)}$			21.2		
Fall Time ²	t_f			4.5		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS($T_J=25^\circ C$)


Continuous Current	I_S				50	A
Forward Voltage ¹	V_{SD}	$I_F=I_S, V_{GS}=0V$			1.2	V
Reverse Recovery Time	T_{rr}	$I_F=20V, dI_F/dt=100A/\mu s$		70		nS
Reverse Recovery Charge	Q_{rr}	$I_F=20V, dI_F/dt=100A/\mu s$		154.7		nC

Note


- This current is chip limited, which is calculated based on R_{thjc} .
- Pulse Test Pulse width $\leq 300\mu sec$, Duty Cycle $\leq 2\%$.
- Independent of operating production testing.
- Device mounted on FR-4 substrate PC board with 2oz copper in 1inch square cooling area.




Typical Output Characteristics





Normalized $R_{DS(on)}$ vs T_J




Source Drain Forward Characteristics




Gate-Charge Characteristics




Safe operating Area



Normalized Maximum Transient Thermal Impedance



Switching Time Waveform



Unclamped Inductive Waveform