


Dual N-Ch Fast Switching MOSFETs


Electrical Connection



Features:


- ★ 2.5V Drive
- ★ Common-drain type
- ★ ESD Protection

Taping Type: T/R



Product Summary

V _{SSS}	R _{SS(ON) Max}	I _{S Max}
20V	33.0mΩ@ 4.5V	6A
	35.0mΩ@ 4.0V	
	45.0mΩ@ 3.1V	
	50.0mΩ@ 2.5V	



Absolute Maximum Ratings (T_A=25°C)

WLCSP Package Dimensions

Symbol	Parameter	Rating	Units
V _{SSS}	Source to Source Voltage	20	V
V _{GSS}	Gate to Source Voltage	±12	V
I _S	Continuous Source Current ¹	6	A
I _{SP}	Pulsed Source Current ²	60	A
P _T	Total Power Dissipation ¹	1.6	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Electrical Characteristics at $T_A=25^\circ\text{C}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{SSS}	Source-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_S=250\mu\text{A}$	20	---	---	V
R _{SS(ON)}	Static Source-Source On-State Resistance	$V_{GS}=4.5\text{V}$, $I_S=1.5\text{A}$	23	32	36	$\text{m}\Omega$
		$V_{GS}=4.0\text{V}$, $I_S=1.5\text{A}$	25	33	38	
		$V_{GS}=3.7\text{V}$, $I_S=1.5\text{A}$	26	34	41	
		$V_{GS}=3.1\text{V}$, $I_S=1.5\text{A}$	27	36	48	
		$V_{GS}=2.5\text{V}$, $I_S=1.5\text{A}$	31	42	55	
V _{GS(th)}	Gate Threshold Voltage	$V_{SS}=V_{GS}$, $I_S=250\mu\text{A}$	0.5	0.65	1.2	V
I _{SSS}	Zero Gate Voltage Source Current	$V_{SS}=20\text{V}$, $V_{GS}=0\text{V}$	---	---	1	μA
I _{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8\text{V}$, $V_{SS}=0\text{V}$	---	---	± 10	μA
G _{fs}	Forward Transconductance	$V_{SS}=10\text{V}$, $I_D=3.0\text{A}$	---	5.2	---	S
Q _g	Total Gate Charge ³	$V_{SS}=15\text{V}$, $V_{GS}=4.5\text{V}$, $I_S=6\text{A}$	---	10.4	---	nC
T _{d(on)}	Turn-On Delay Time ³	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $R_G=3.3\Omega$ $I_S=3\text{A}$	---	3.2	---	ns
T _r	Rise Time ³		---	9.8	---	
T _{d(off)}	Turn-Off Delay Time ³		---	31	---	
T _f	Fall Time ³		---	3.6	---	
V _{FSS}	Forward Source-Source Voltage	$V_{GS}=0\text{V}$, $I_S=1.5\text{A}$	---	0.72	1.1	V

Note :


1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2.The data tested by pulsed , pulse width $\leq 10\mu\text{s}$, duty cycle $\leq 1\%$


3.Guaranteed by design, not subject to production testing.

Test circuits are example of measuring FET1 sides


Test Circuit 1 V_{SSS} / I_{SSS}




Test Circuit 2 I_{GSS(+)} / (-)



Test Circuit 3 $V_{GS(off)}$




Test Circuit 4 G_f




* Note: Connect the measurement terminal reversely if you want to measure the FET2 side.


Test Circuit 5 $R_{SS(ON)}$




Test Circuit 6 $V_{F(S-S)}$



Test Circuit 7 $T_d(on)$, T_r , $T_d(off)$, T_f



Test Circuit 8 Q_g



* Note: Connect the measurement terminal reversely if you want to measure the FET2 side.




Fig.1 $I_S - V_{GS}$




Fig.2 $R_{SS(ON)} - V_{GS}$




Fig.3 $I_S - V_{F(S-S)}$




Fig.4 $V_{GS} - Q_g$




Fig.5 $R_{SS(ON)} - T_A$




Fig.6 $g_{fs} \text{ vs } I_S$




Fig.7 $P_T - T_a$




Fig.8 Safe Operating Area