

## N-Ch 100V Fast Switching MOSFETs


### Features:

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent Cdv/dt effect decline
- ★ Advanced high cell density Trench technology


### Description:

The KWL0008 is the high cell density trenched N-ch MOSFETs, which provides excellent RDSON and efficiency for most of the small power switching and load switch applications.

The KWL0008 meet the RoHS and Green Product requirement with full function reliability approved.



**SOT223 Pin Configuration**



### Product Summary

BVDSS	RDSON	ID
100V	310mΩ	2.2A

### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	100	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A=25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}^1$	2.2	A
$I_D @ T_A=70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}^1$	1.7	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	5.5	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	1.5	W
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient <sup>1</sup>	---	85	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	36	°C/W

**Electrical Characteristics ( $T_J=25\text{ }^{\circ}\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	100	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10\text{V}$ , $I_D=2\text{A}$	---	260	310	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=1\text{A}$	---	270	320	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$ , $I_D=250\mu\text{A}$	1.0	1.9	2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	$\mu\text{A}$
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=25\text{ }^{\circ}\text{C}$	---	---	5	$\mu\text{A}$
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$ , $V_{DS}=0\text{V}$	---	---	$\pm 100$	$\text{nA}$
$g_{fs}$	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=2\text{A}$	---	2.4	---	S
$Q_g$	Total Gate Charge (10V)	$V_{DS}=50\text{V}$ , $V_{GS}=10\text{V}$ , $I_D=2\text{A}$	---	9.3	12.7	$\text{nC}$
$Q_{gs}$	Gate-Source Charge		---	2	2.8	
$Q_{gd}$	Gate-Drain Charge		---	1.5	2.0	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=50\text{V}$ , $V_{GS}=10\text{V}$ , $R_G=3.3\Omega$ $I_D=2\text{A}$	---	2	4.0	$\text{ns}$
$T_r$	Rise Time		---	21.6	39	
$T_{d(off)}$	Turn-Off Delay Time		---	11.2	22	
$T_f$	Fall Time		---	18.8	37.6	
$C_{iss}$	Input Capacitance	$V_{DS}=15\text{V}$ , $V_{GS}=0\text{V}$ , $f=1\text{MHz}$	---	510	711	$\text{pF}$
$C_{oss}$	Output Capacitance		---	30	41	
$C_{rss}$	Reverse Transfer Capacitance		---	16	23	


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,4</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	2.2	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0\text{V}$ , $I_s=1\text{A}$ , $T_J=25\text{ }^{\circ}\text{C}$	---	---	1.2	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The power dissipation is limited by  $150\text{ }^{\circ}\text{C}$  junction temperature
- 4.The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications , should be limited by total power dissipation.


### Typical Characteristics




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Source Drain Forward Characteristics**




**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**