


N-Ch 100V Fast Switching MOSFETs

Features:


- ★ 100% EAS Guaranteed
- ★ Low $R_{DS(ON)}$
- ★ Low Gate Charge
- ★ RoHS and Halogen-Free Compliant



Description:

The KSCS0048 is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the Synchronous Rectification for AC/DC Quick Charger.

SOP8 Pin Configuration



Product Summary

BVDSS	RDS(on)	ID
100V	8mΩ	13.5A

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current ¹	13.5	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current ¹	10.5	A
I_{DM}	Pulsed Drain Current ²	55	A
EAS	Single Pulse Avalanche Energy ³	33	mJ
I_{AS}	Avalanche Current	15	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation ⁴	3.1	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10s$)	---	40	°C/W
	Thermal Resistance Junction-Ambient ¹	---	75	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	24	°C/W

Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	100	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=13.5\text{A}$	---	6.6	8	$\text{m}\Omega$
	Static Drain-Source On-Resistance ²	$V_{GS}=4.5\text{V}$, $I_D=11.5\text{A}$	---	8.7	10.5	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.2	---	2.3	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	uA
		$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=55\text{ }^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=13.5\text{A}$	---	75	---	S
Q_g	Total Gate Charge (10V)	$V_{DS}=50\text{V}$, $V_{GS}=10\text{V}$, $I_D=13.5\text{A}$	---	45	---	nC
Q_g	Total Gate Charge (4.5V)		---	19.3	---	
Q_{gs}	Gate-Source Charge		---	9.5	---	
Q_{gd}	Gate-Drain Charge		---	4.8	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=50\text{V}$, $V_{GS}=10\text{V}$, $R_G=3\Omega$, $I_D=13.5\text{A}$	---	10	---	ns
T_r	Rise Time		---	6.5	---	
$T_{d(off)}$	Turn-Off Delay Time		---	45	---	
T_f	Fall Time		---	7.5	---	
C_{iss}	Input Capacitance	$V_{DS}=50\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	3320	---	pF
C_{oss}	Output Capacitance		---	605	---	
C_{rss}	Reverse Transfer Capacitance		---	20	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	5	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1.1	V
t_{rr}	Reverse Recovery Time	$I_F=13.5\text{A}$, $di/dt=100\text{A}/\mu\text{s}$, $T_J=25\text{ }^{\circ}\text{C}$	---	33	---	nS
	Reverse Recovery Charge		---	150	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.3\text{mH}$, $I_{AS}=15\text{A}$
- 4.The power dissipation is limited by $150\text{ }^{\circ}\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Source-Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V_G_{S(th)} vs. T_J




Fig.6 Normalized R_{DS(on)} vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform