


N-Channel High Density Trench MOSFET

Features:


- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

SOT-23-3L



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (mΩ) Max
100V	1.2A	310@ $V_{GS} = 10V$
	0.7A	330@ $V_{GS} = 4.5V$



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_A = 25^\circ C$ -Pulse ^b	I_D	1.2	A
	I_{DM}	5	A
Drain-Source Diode Forward Current ^a	I_S	1	A
Maximum Power Dissipation ^a	P_D	1	W
		0.6	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	125	°C/W
--	------------	-----	------

Note :

a. Surface Mounted on FR4 Board , $t \leq 10sec$.

b. Pulse width limited by maximum junction temperature.









ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ C$ unless otherwise noted)





Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 80V, V_{GS} = 0V$		1		μA
Gate-Body Leakage	I_{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$		± 100		nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1	1.5	2.5	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 1.2A$		260	310	$m\Omega$
		$V_{GS} = 4.5V, I_D = 0.7A$		280	330	
Forward Transconductance	g_{fs}	$V_{DS} = 5V, I_D = 1.2A$		2.4		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0V, I_S = 1.0A$			1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{iss}	$V_{DS} = 15V, V_{GS} = 0V$ $f = 1.0MHz$		508		pF
Output Capacitance	C_{oss}			29		pF
Reverse Transfer Capacitance	C_{rss}			16.4		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD} = 50V, I_D = 1A$ $V_{GEN} = 10V$ $R_L = 15 \Omega$ $R_{GEN} = 6 \Omega$		1.6		ns
Rise Time	t_r			19		ns
Turn-Off Delay Time	$t_{D(OFF)}$			13.6		ns
Fall Time	t_f			19		ns
Total Gate Charge	Q_g	$V_{DS} = 80V$ $I_D = 1A$ $V_{GS} = 10V$		9.7		nC
Gate-Source Charge	Q_{gs}			1.6		nC
Gate-Drain Charge	Q_{gd}			1.7		nC

Note :

b. Pulse Test : Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.





Switching Test Circuit and Switching Waveforms

